Publications
Search

Publications :: Search

Show author

On this page you see the details of the selected author.

    Author information
    First name: Dajiang
    Last name: Zhou
    DBLP: 79/3501
    Rating: (not rated yet)
    Bookmark:

    Below you find the publications which have been written by this author.

    Show item 1 to 98 of 98  
    Select a publication
    Show Title Venue Rating Date
    Conference paper
    Dajiang Zhou, Shihao Wang, Heming Sun, Jian-Bin Zhou, Jiayi Zhu, Yijin Zhao, Jinjia Zhou, Shuping Zhang, Shinji Kimura, Takeshi Yoshimura, Satoshi Goto.
    An 8K H.265/HEVC Video Decoder Chip With a New System Pipeline Design.
    J. Solid-State Circuits 2017, Volume 52 (0) 2017
    Conference paper
    Shihao Wang, Dajiang Zhou, Jian-Bin Zhou, Takeshi Yoshimura, Satoshi Goto.
    VLSI Implementation of HEVC Motion Compensation With Distance Biased Direct Cache Mapping for 8K UHDTV Applications.
    IEEE Trans. Circuits Syst. Video Techn. 2017, Volume 27 (0) 2017
    Journal article
    Zhengxue Cheng, Heming Sun, Dajiang Zhou, Shinji Kimura.
    Accelerating HEVC Inter Prediction with Improved Merge Mode Handling.
    IEICE Transactions 2017, Volume 100 (0) 2017
    Conference paper
    Jinjia Zhou, Dajiang Zhou, Satoshi Goto.
    100x Evolution of Video Codec Chips.
    Proceedings of the 2017 ACM on International Symposium on Physical Design, ISDP 2017, Portland, OR, USA, March 19-22, 2017 2017 (0) 2017
    Conference paper
    Xushen Han, Dajiang Zhou, Shihao Wang, Shinji Kimura.
    CNN-MERP: An FPGA-Based Memory-Efficient Reconfigurable Processor for Forward and Backward Propagation of Convolutional Neural Networks.
    CoRR 2017, Volume 0 (0) 2017
    Conference paper
    Shihao Wang, Dajiang Zhou, Xushen Han, Takeshi Yoshimura.
    Chain-NN: An Energy-Efficient 1D Chain Architecture for Accelerating Deep Convolutional Neural Networks.
    CoRR 2017, Volume 0 (0) 2017
    Conference paper
    Shihao Wang, Dajiang Zhou, Xushen Han, Takeshi Yoshimura.
    Chain-NN: An energy-efficient 1D chain architecture for accelerating deep convolutional neural networks.
    Design, Automation Test in Europe Conference Exhibition, DATE 2017, Lausanne, Switzerland, March 27-31, 2017 2017 (0) 2017
    Conference paper
    Jian-Bin Zhou, Dajiang Zhou, Shihao Wang, Shuping Zhang, Takeshi Yoshimura, Satoshi Goto.
    A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ultra-HD TV Encoding.
    IEEE Trans. VLSI Syst. 2017, Volume 25 (0) 2017
    Journal article
    Shuping Zhang, Jinjia Zhou, Dajiang Zhou, Shinji Kimura, Satoshi Goto.
    A 7-Die 3D Stacked 3840×2160@120 fps Motion Estimation Processor.
    IEICE Transactions 2017, Volume 100 (0) 2017
    Conference paper
    Jian-Bin Zhou, Dajiang Zhou, Takeshi Yoshimura, Satoshi Goto.
    Approximate-DCT-derived measurement matrices for compressed sensing.
    IEEE International Symposium on Circuits and Systems, ISCAS 2017, Baltimore, MD, USA, May 28-31, 2017 2017 (0) 2017
    Conference paper
    Jian-Bin Zhou, Dajiang Zhou, Li Guo 0006, Takeshi Yoshimura, Satoshi Goto.
    Measurement-domain intra prediction framework for compressively sensed images.
    IEEE International Symposium on Circuits and Systems, ISCAS 2017, Baltimore, MD, USA, May 28-31, 2017 2017 (0) 2017
    Conference paper
    Heming Sun, Dajiang Zhou, Landan Hu, Shinji Kimura, Satoshi Goto.
    Fast Algorithm and VLSI Architecture of Rate Distortion Optimization in H.265/HEVC.
    IEEE Trans. Multimedia 2017, Volume 19 (0) 2017
    Conference paper
    Li Guo 0006, Dajiang Zhou, Shinji Kimura, Satoshi Goto.
    Distortion Control and Optimization for Lossy Embedded Compression in Video Codec System.
    IEICE Transactions 2017, Volume 100 (0) 2017
    Conference paper
    Jian-Bin Zhou, Dajiang Zhou, Li Guo 0006, Takeshi Yoshimura, Satoshi Goto.
    Framework and VLSI Architecture of Measurement-Domain Intra Prediction for Compressively Sensed Visual Contents.
    IEICE Transactions 2017, Volume 100 (0) 2017
    Conference paper
    Dajiang Zhou, Shihao Wang, Heming Sun, Jian-Bin Zhou, Jiayi Zhu, Yijin Zhao, Jinjia Zhou, Shuping Zhang, Shinji Kimura, Takeshi Yoshimura, Satoshi Goto.
    14.7 A 4Gpixel/s 8/10b H.265/HEVC video decoder chip for 8K Ultra HD applications.
    2016 IEEE International Solid-State Circuits Conference, ISSCC 2016, San Francisco, CA, USA, January 31 - February 4, 2016 2016 (0) 2016
    Conference paper
    Li Guo 0006, Dajiang Zhou, Shinji Kimura, Satoshi Goto.
    Frame-level quality and memory traffic allocation for lossy embedded compression in video codec systems.
    CoRR 2016, Volume 0 (0) 2016
    Conference paper
    Zhenqi Wei, Peilin Liu, Rongdi Sun, Zunquan Zhou, Ke Jin, Dajiang Zhou.
    HyDMA: low-latency inter-core DMA based on a hybrid packet-circuit switching network-on-chip.
    IEICE Electronic Express 2016, Volume 13 (0) 2016
    Conference paper
    Li Guo 0006, Dajiang Zhou, Shinji Kimura, Satoshi Goto.
    Frame-level quality and memory traffic allocation for lossy embedded compression in video codec systems.
    2016 IEEE International Conference on Multimedia Expo Workshops, ICME Workshops 2016, Seattle, WA, USA, July 11-15, 2016 2016 (0) 2016
    Conference paper
    Xushen Han, Dajiang Zhou, Shihao Wang, Shinji Kimura.
    CNN-MERP: An FPGA-based memory-efficient reconfigurable processor for forward and backward propagation of convolutional neural networks.
    34th IEEE International Conference on Computer Design, ICCD 2016, Scottsdale, AZ, USA, October 2-5, 2016 2016 (0) 2016
    Conference paper
    Heming Sun, Dajiang Zhou, Shuping Zhang, Shinji Kimura.
    A Low-Power VLSI Architecture for HEVC De-Quantization and Inverse Transform.
    IEICE Transactions 2016, Volume 99 (0) 2016
    Conference paper
    Dajiang Zhou, Jinjia Zhou, Wei Fei, Satoshi Goto.
    Ultra-High-Throughput VLSI Architecture of H.265/HEVC CABAC Encoder for UHDTV Applications.
    IEEE Trans. Circuits Syst. Video Techn. 2015, Volume 25 (0) 2015
    Conference paper
    Shuping Zhang, Jinjia Zhou, Dajiang Zhou, Shinji Kimura, Satoshi Goto.
    Low-Power Motion Estimation Processor with 3D Stacked Memory.
    IEICE Transactions 2015, Volume 98 (0) 2015
    Conference paper
    Shihao Wang, Dajiang Zhou, Jian-Bin Zhou, Takeshi Yoshimura, Satoshi Goto.
    Unified Parameter Decoder Architecture for H.265/HEVC Motion Vector and Boundary Strength Decoding.
    IEICE Transactions 2015, Volume 98 (0) 2015
    Conference paper
    Landan Hu, Heming Sun, Dajiang Zhou, Shinji Kimura.
    Hardware-oriented rate-distortion optimization algorithm for HEVC intra-frame encoder.
    2015 IEEE International Conference on Multimedia Expo Workshops, ICME Workshops 2015, Turin, Italy, June 29 - July 3, 2015 2015 (0) 2015
    Conference paper
    Jinjia Zhou, Yizhou Zou, Dajiang Zhou, Satoshi Goto.
    A fixed-complexity HEVC inter mode filtering algorithm based on distribution of IME-FME cost ratio.
    2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015, Lisbon, Portugal, May 24-27, 2015 2015 (0) 2015
    Conference paper
    Jiayi Zhu, Li Guo, Dajiang Zhou, Shinji Kimura, Satoshi Goto.
    An independent bandwidth reduction device for HEVC VLSI video system.
    2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015, Lisbon, Portugal, May 24-27, 2015 2015 (0) 2015
    Conference paper
    Gang He, Dajiang Zhou, Yunsong Li, Zhixiang Chen, Tianruo Zhang, Satoshi Goto.
    High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation for Ultra-HD HEVC Video Encoding.
    IEEE Trans. VLSI Syst. 2015, Volume 23 (0) 2015
    Conference paper
    Jinjia Zhou, Dajiang Zhou, Jiayi Zhu, Satoshi Goto.
    A Frame-Parallel 2 Gpixel/s Video Decoder Chip for UHDTV and 3-DTV/FTV Applications.
    IEEE Trans. VLSI Syst. 2015, Volume 23 (0) 2015
    Conference paper
    Jian-Bin Zhou, Dajiang Zhou, Shihao Wang, Takeshi Yoshimura, Satoshi Goto.
    High Performance VLSI Architecture of H.265/HEVC Intra Prediction for 8K UHDTV Video Decoder.
    IEICE Transactions 2015, Volume 98 (0) 2015
    Conference paper
    Zhengxue Cheng, Heming Sun, Dajiang Zhou, Shinji Kimura.
    Merge mode based fast inter prediction for HEVC.
    2015 Visual Communications and Image Processing, VCIP 2015, Singapore, December 13-16, 2015 2015 (0) 2015
    Conference paper
    Zhe Sheng, Dajiang Zhou, Heming Sun, Satoshi Goto.
    Low-Complexity Rate-Distortion Optimization Algorithms for HEVC Intra Prediction.
    MultiMedia Modeling - 20th Anniversary International Conference, MMM 2014, Dublin, Ireland, January 6-10, 2014, Proceedings, Part I 2014 (0) 2014
    Journal article
    Gang He, Dajiang Zhou, Wei Fei, Zhixiang Chen, Jinjia Zhou, Satoshi Goto.
    High-Performance H.264/AVC Intra-Prediction Architecture for Ultra High Definition Video Applications.
    IEEE Trans. VLSI Syst. 2014, Volume 22 (0) 2014
    Conference paper
    Dajiang Zhou, Jinjia Zhou, Gang He, Satoshi Goto.
    A 1.59 Gpixel/s Motion Estimation Processor With $-$211 to +211 Search Range for UHDTV Video Encoder.
    J. Solid-State Circuits 2014, Volume 49 (0) 2014
    Journal article
    Heming Sun, Dajiang Zhou, Peilin Liu, Satoshi Goto.
    Fast Prediction Unit Selection and Mode Selection for HEVC Intra Prediction.
    IEICE Transactions 2014, Volume 97 (0) 2014
    Conference paper
    Jinjia Zhou, Dajiang Zhou, Satoshi Goto.
    Alternating asymmetric search range assignment for bidirectional motion estimation in H.265/HEVC and H.264/AVC.
    J. Visual Communication and Image Representation 2014, Volume 25 (0) 2014
    Conference paper
    Shihao Wang, Dajiang Zhou, Jian-Bin Zhou, Takeshi Yoshimura, Satoshi Goto.
    Unified VLSI Architecture of Motion Vector and Boundary Strength Parameter Decoder for 8K UHDTV HEVC Decoder.
    Advances in Multimedia Information Processing - PCM 2014 - 15th Pacific-Rim Conference on Multimedia, Kuching, Malaysia, December 1-4, 2014, Proceedings 2014 (0) 2014
    Conference paper
    Li Guo, Dajiang Zhou, Satoshi Goto.
    A New Reference Frame Recompression Algorithm and Its VLSI Architecture for UHDTV Video Codec.
    IEEE Transactions on Multimedia 2014, Volume 16 (0) 2014
    Conference paper
    Shuping Zhang, Jinjia Zhou, Dajiang Zhou, Satoshi Goto.
    A low power 720p motion estimation processor with 3D stacked memory.
    22nd International Conference on Very Large Scale Integration, VLSI-SoC, Playa del Carmen, Mexico, October 6-8, 2014 2014 (0) 2014
    Conference paper
    Haoming Zhang, Dajiang Zhou, Satoshi Goto.
    Live demonstration: FPGA based 3840×2160 video decoding and displaying system.
    2014 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2014, Ishigaki, Japan, November 17-20, 2014 2014 (0) 2014
    Conference paper
    Fan Wang, Dajiang Zhou, Satoshi Goto.
    OpenCL based high-quality HEVC motion estimation on GPU.
    2014 IEEE International Conference on Image Processing, ICIP 2014, Paris, France, October 27-30, 2014 2014 (0) 2014
    Conference paper
    Dajiang Zhou, Li Guo, Jinjia Zhou, Satoshi Goto.
    Reducing power consumption of HEVC codec with lossless reference frame recompression.
    2014 IEEE International Conference on Image Processing, ICIP 2014, Paris, France, October 27-30, 2014 2014 (0) 2014
    Conference paper
    Jian-Bin Zhou, Dajiang Zhou, Heming Sun, Satoshi Goto.
    VLSI architecture of HEVC intra prediction for 8K UHDTV applications.
    2014 IEEE International Conference on Image Processing, ICIP 2014, Paris, France, October 27-30, 2014 2014 (0) 2014
    Conference paper
    Yijin Zhao, Jinjia Zhou, Dajiang Zhou, Satoshi Goto.
    A 610 Mbin/s CABAC decoder for H.265/HEVC level 6.1 applications.
    2014 IEEE International Conference on Image Processing, ICIP 2014, Paris, France, October 27-30, 2014 2014 (0) 2014
    Conference paper
    Jiayi Zhu, Dajiang Zhou, Shinji Kimura, Satoshi Goto.
    Fast SAO estimation algorithm and its VLSI architecture.
    2014 IEEE International Conference on Image Processing, ICIP 2014, Paris, France, October 27-30, 2014 2014 (0) 2014
    Conference paper
    Heming Sun, Dajiang Zhou, Jiayi Zhu, Shinji Kimura, Satoshi Goto.
    An area-efficient 4/8/16/32-point inverse DCT architecture for UHDTV HEVC decoder.
    2014 IEEE Visual Communications and Image Processing Conference, VCIP 2014, Valletta, Malta, December 7-10, 2014 2014 (0) 2014
    Conference paper
    Heming Sun, Dajiang Zhou, Peilin Liu, Satoshi Goto.
    A Low-Cost VLSI Architecture of Multiple-Size IDCT for H.265/HEVC.
    IEICE Transactions 2014, Volume 97 (0) 2014
    Conference paper
    Jiayi Zhu, Dajiang Zhou, Shinji Kimura, Satoshi Goto.
    Fast SAO Estimation Algorithm and Its Implementation for 8K×4K @ 120 FPS HEVC Encoding.
    IEICE Transactions 2014, Volume 97 (0) 2014
    Conference paper
    Shihao Wang, Dajiang Zhou, Satoshi Goto.
    Motion compensation architecture for 8K UHDTV HEVC decoder.
    IEEE International Conference on Multimedia and Expo, ICME 2014, Chengdu, China, July 14-18, 2014 2014 (0) 2014
    Conference paper
    Zhixiang Chen, Xiao Peng, Xiongxin Zhao, Leona Okamura, Dajiang Zhou, Satoshi Goto.
    A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC decoder in 65nm CMOS.
    18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013, Yokohama, Japan, January 22-25, 2013 2013 (0) 2013
    Conference paper
    Dajiang Zhou, Gang He, Wei Fei, Zhixiang Chen, Jinjia Zhou, Satoshi Goto.
    A 24.5-53.6pJ/pixel 4320p 60fps H.264/AVC intra-frame video encoder chip in 65nm CMOS.
    18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013, Yokohama, Japan, January 22-25, 2013 2013 (0) 2013
    Conference paper
    Muchen Li, Jinjia Zhou, Dajiang Zhou, Xiao Peng, Satoshi Goto.
    A Dual-Mode Deblocking Filter Design for HEVC and H.264/AVC.
    IEICE Transactions 2013, Volume 96 (0) 2013
    Conference paper
    Jiayi Zhu, Dajiang Zhou, Gang He, Satoshi Goto.
    A combined SAO and de-blocking filter architecture for HEVC video decoder.
    IEEE International Conference on Image Processing, ICIP 2013, Melbourne, Australia, September 15-18, 2013 2013 (0) 2013
    Conference paper
    Jinjia Zhou, Dajiang Zhou, Wei Fei, Satoshi Goto.
    A high-performance CABAC encoder architecture for HEVC and H.264/AVC.
    IEEE International Conference on Image Processing, ICIP 2013, Melbourne, Australia, September 15-18, 2013 2013 (0) 2013
    Conference paper
    Yue Pan, Dajiang Zhou, Satoshi Goto.
    An FPGA-based 4K UHDTV H.264/AVC video decoder.
    2013 IEEE International Conference on Multimedia and Expo Workshops, San Jose, CA, USA, July 15-19, 2013 2013 (0) 2013
    Conference paper
    Xiongxin Zhao, Zhixiang Chen, Xiao Peng, Dajiang Zhou, Satoshi Goto.
    A 5.83pJ/bit/iteration High-Parallel Performance-Aware LDPC Decoder IP Core Design for WiMAX in 65nm CMOS.
    IEICE Transactions 2013, Volume 96 (0) 2013
    Conference paper
    Jiayi Zhu, Dajiang Zhou, Satoshi Goto.
    A High Performance HEVC De-Blocking Filter and SAO Architecture for UHDTV Decoder.
    IEICE Transactions 2013, Volume 96 (0) 2013
    Conference paper
    Li Guo, Dajiang Zhou, Satoshi Goto.
    Lossless embedded compression using multi-mode DPCM averaging prediction for HEVC-like video codec.
    21st European Signal Processing Conference, EUSIPCO 2013, Marrakech, Morocco, September 9-13, 2013 2013 (0) 2013
    Conference paper
    Gang He, Dajiang Zhou, Satoshi Goto.
    Transform-based fast mode and depth decision algorithm for HEVC intra prediction.
    IEEE 10th International Conference on ASIC, ASICON 2013, Shenzhen, China, October 28-31, 2013 2013 (0) 2013
    Conference paper
    Xuena Bao, Dajiang Zhou, Peilin Liu, Satoshi Goto.
    An Advanced Hierarchical Motion Estimation Scheme With Lossless Frame Recompression and Early-Level Termination for Beyond High-Definition Video Coding.
    IEEE Transactions on Multimedia 2012, Volume 14 (0) 2012
    Conference paper
    Dajiang Zhou, Jinjia Zhou, Jiayi Zhu, Peilin Liu, Satoshi Goto.
    A 2Gpixel/s H.264/AVC HP/MVC video decoder chip for Super Hi-Vision and 3DTV/FTV applications.
    2012 IEEE International Solid-State Circuits Conference, ISSCC 2012, San Francisco, CA, USA, February 19-23, 2012 2012 (0) 2012
    Conference paper
    Heming Sun, Dajiang Zhou, Satoshi Goto.
    A Low-Complexity HEVC Intra Prediction Algorithm Based on Level and Mode Filtering.
    Proceedings of the 2012 IEEE International Conference on Multimedia and Expo, ICME 2012, Melbourne, Australia, July 9-13, 2012 2012 (0) 2012
    Conference paper
    Zhengyan Guo, Dajiang Zhou, Satoshi Goto.
    An optimized MC interpolation architecture for HEVC.
    2012 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP 2012, Kyoto, Japan, March 25-30, 2012 2012 (0) 2012
    Conference paper
    Muchen Li, Jinjia Zhou, Dajiang Zhou, Xiao Peng, Satoshi Goto.
    De-blocking Filter Design for HEVC and H.264/AVC.
    Advances in Multimedia Information Processing - PCM 2012 - 13th Pacific-Rim Conference on Multimedia, Singapore, December 4-6, 2012. Proceedings 2012 (0) 2012
    Conference paper
    Xiongxin Zhao, Xiao Peng, Zhixiang Chen, Dajiang Zhou, Satoshi Goto.
    A 115 mW 1 Gbps Bit-Serial Layered LDPC Decoder for WiMAX.
    IEICE Transactions 2012, Volume 95 (0) 2012
    Conference paper
    Jinjia Zhou, Dajiang Zhou, Satoshi Goto.
    Interlaced asymmetric search range assignment for bidirectional motion estimation.
    19th IEEE International Conference on Image Processing, ICIP 2012, Lake Buena Vista, Orlando, FL, USA, September 30 - October 3, 2012 2012 (0) 2012
    Conference paper
    Gang He, Dajiang Zhou, Jinjia Zhou, Satoshi Goto.
    A 1991 Mpixels/s intra prediction architecture for Super Hi-Vision H.264/AVC encoder.
    Proceedings of the 20th European Signal Processing Conference, EUSIPCO 2012, Bucharest, Romania, August 27-31, 2012 2012 (0) 2012
    Journal article
    Xiongxin Zhao, Zhixiang Chen, Xiao Peng, Dajiang Zhou, Satoshi Goto.
    DVB-T2 LDPC Decoder with Perfect Conflict Resolution.
    IPSJ T. on System LSI Design Methodology 2012, Volume 5 (0) 2012
    Conference paper
    Xiongxin Zhao, Zhixiang Chen, Xiao Peng, Dajiang Zhou, Satoshi Goto.
    DVB-T2 LDPC decoder with perfect conflict resolution.
    Proceedings of Technical Program of 2012 VLSI Design, Automation and Test, VLSI-DAT 2012, Hsinchu, Taiwan, April 23-25, 2012 2012 (0) 2012
    Conference paper
    Dajiang Zhou, Gang He, Wei Fei, Zhixiang Chen, Jinjia Zhou, Satoshi Goto.
    A 4320p 60fps H.264/AVC intra-frame encoder chip with 1.41Gbins/s CABAC.
    Symposium on VLSI Circuits, VLSIC 2012, Honolulu, HI, USA, June 13-15, 2012 2012 (0) 2012
    Conference paper
    Gang He, Dajiang Zhou, Jinjia Zhou, Tianruo Zhang, Satoshi Goto.
    A 530 Mpixels/s Intra Prediction Architecture for Ultra High Definition H.264/AVC Encoder.
    IEICE Transactions 2011, Volume 94 (0) 2011
    Conference paper
    Jinjia Zhou, Dajiang Zhou, Gang He, Satoshi Goto.
    Cache Based Motion Compensation Architecture for Quad-HD H.264/AVC Video Decoder.
    IEICE Transactions 2011, Volume 94 (0) 2011
    Conference paper
    Xun He, Dajiang Zhou, Xin Jin, Satoshi Goto.
    A 98 GMACs/W 32-core vector processor in 65nm CMOS.
    Proceedings of the 2010 International Symposium on Low Power Electronics and Design, 2010, Austin, Texas, USA, August 18-20, 2010 2010 (0) 2011
    Conference paper
    Ying Cui, Xiao Peng, Zhixiang Chen, Xiongxin Zhao, Yichao Lu, Dajiang Zhou, Satoshi Goto.
    Ultra low power QC-LDPC decoder with high parallelism.
    IEEE 24th International SoC Conference, SOCC 2011, Taipei, Taiwan, September 26-28, 2011 2011 (0) 2011
    Conference paper
    Qian Xie, Qian He, Xiao Peng, Ying Cui, Zhixiang Chen, Dajiang Zhou, Satoshi Goto.
    A high parallel macro block level layered LDPC decoding architecture based on dedicated matrix reordering.
    Proceedings of the IEEE Workshop on Signal Processing Systems, SiPS 2011, October 4-7, 2011, Beirut, Lebanon 2011 (0) 2011
    Conference paper
    Xun He, Xin Jin, Minghui Wang, Dajiang Zhou, Satoshi Goto.
    A 98 GMACs/W 32-Core Vector Processor in 65 nm CMOS.
    IEICE Transactions 2011, Volume 94 (0) 2011
    Conference paper
    Zhixiang Chen, Xiao Peng, Xiongxin Zhao, Leona Okamura, Dajiang Zhou, Satoshi Goto.
    A 6.72-Gb/s 8 pJ/bit/iteration IEEE 802.15.3c LDPC Decoder Chip.
    IEICE Transactions 2011, Volume 94 (0) 2011
    Conference paper
    Dajiang Zhou, Jinjia Zhou, Xun He, Jiayi Zhu, Ji Kong, Peilin Liu, Satoshi Goto.
    A 530 Mpixels/s 4096x2160@60fps H.264/AVC High Profile Video Decoder Chip.
    J. Solid-State Circuits 2011, Volume 46 (0) 2011
    Conference paper
    Jinjia Zhou, Dajiang Zhou, Gang He, Satoshi Goto.
    A 16-65 cycles/MB H.264/AVC motion compensation architecture for Quad-HD applications.
    Proceedings of the 19th European Signal Processing Conference, EUSIPCO 2011, Barcelona, Spain, August 29 - Sept. 2, 2011 2011 (0) 2011
    Conference paper
    Wei Fei, Dajiang Zhou, Satoshi Goto.
    A 1 Gbin/s CABAC encoder for H.264/AVC.
    Proceedings of the 19th European Signal Processing Conference, EUSIPCO 2011, Barcelona, Spain, August 29 - Sept. 2, 2011 2011 (0) 2011
    Conference paper
    Xiao Peng, Zhixiang Chen, Xiongxin Zhao, Dajiang Zhou, Satoshi Goto.
    A 115mW 1Gbps QC-LDPC decoder ASIC for WiMAX in 65nm CMOS.
    IEEE Asian Solid-State Circuits Conference, A-SSCC 2011, Jeju, South Korea, November 14-16, 2011 2011 (0) 2011
    Conference paper
    Jinjia Zhou, Dajiang Zhou, Gang He, Satoshi Goto.
    A Bandwidth Reduction Scheme and Its VLSI Implementation for H.264/AVC Motion Vector Decoding.
    Advances in Multimedia Information Processing - PCM 2010 - 11th Pacific Rim Conference on Multimedia, Shanghai, China, September 2010, Proceedings, Part II 2011 (0) 2010
    Conference paper
    Xuena Bao, Dajiang Zhou, Peilin Liu, Satoshi Goto.
    An advanced hierarchical motion estimation scheme with lossless frame recompression for ultra high definition video coding.
    Proceedings of the 2010 IEEE International Conference on Multimedia and Expo, ICME 2010, 19-23 July 2010, Singapore 2010 (0) 2010
    Journal article
    Jinjia Zhou, Dajiang Zhou, Xun He, Satoshi Goto.
    A Bandwidth Optimized, 64 Cycles/MB Joint Parameter Decoder Architecture for Ultra High Definition H.264/AVC Applications.
    IEICE Transactions 2010, Volume 93 (0) 2010
    Journal article
    Xianmin Chen, Peilin Liu, Dajiang Zhou, Jiayi Zhu, Xingguang Pan, Satoshi Goto.
    A High Performance and Low Bandwidth Multi-Standard Motion Compensation Design for HD Video Decoder.
    IEICE Transactions 2010, Volume 93 (0) 2010
    Conference paper
    Xuena Bao, Dajiang Zhou, Satoshi Goto.
    A lossless frame recompression scheme for reducing DRAM power in video encoding.
    International Symposium on Circuits and Systems (ISCAS 2010), May 30 - June 2, 2010, Paris, France 2010 (0) 2010
    Conference paper
    Liu Song, Dajiang Zhou, Xin Jin, Satoshi Goto, Peilin Liu.
    An adaptive bandwidth reduction scheme for video coding.
    International Symposium on Circuits and Systems (ISCAS 2010), May 30 - June 2, 2010, Paris, France 2010 (0) 2010
    Conference paper
    Zhixiang Chen, Xiongxin Zhao, Xiao Peng, Dajiang Zhou, Satoshi Goto.
    An early stopping criterion for decoding LDPC codes in WiMAX and WiFi standards.
    International Symposium on Circuits and Systems (ISCAS 2010), May 30 - June 2, 2010, Paris, France 2010 (0) 2010
    Conference paper
    Gang He, Dajiang Zhou, Jinjia Zhou, Satoshi Goto.
    Intra prediction architecture for H.264/AVC QFHD encoder.
    Proceedings of the Picture Coding Symposium, PCS 2010, Nagoya, Japan, December 8-10, 2010 2010 (0) 2010
    Journal article
    Zhixiang Chen, Xiongxin Zhao, Xiao Peng, Dajiang Zhou, Satoshi Goto.
    A High Parallelism LDPC Decoder with an Early Stopping Criterion for WiMax and WiFi Application.
    IPSJ T. on System LSI Design Methodology 2010, Volume 3 (0) 2010
    Journal article
    Xun He, Dajiang Zhou, Jinjia Zhou, Satoshi Goto.
    High Profile Intra Prediction Architecture for UHD H.264 Decoder.
    IPSJ T. on System LSI Design Methodology 2010, Volume 3 (0) 2010
    Conference paper
    Liu Song, Dajiang Zhou, Xin Jin, Satoshi Goto.
    A constant rate bandwidth reduction architecture with adaptive compression mode decision for video decoding.
    18th European Signal Processing Conference, EUSIPCO 2010, Aalborg, Denmark, August 23-27, 2010 2010 (0) 2010
    Conference paper
    Jinjia Zhou, Dajiang Zhou, Hang Zhang, Yu Hong, Peilin Liu, Satoshi Goto.
    A 136 cycles/MB, luma-chroma parallelized H.264/AVC deblocking filter for QFHD applications.
    Proceedings of the 2009 IEEE International Conference on Multimedia and Expo, ICME 2009, June 28 - July 2, 2009, New York City, NY, USA 2009 (0) 2009
    Conference paper
    Dajiang Zhou, Jinjia Zhou, Satoshi Goto.
    An Efficient Motion Vector Coding Scheme Based on Prioritized Reference Decision.
    IEICE Transactions 2009, Volume 92 (0) 2009
    Conference paper
    Dajiang Zhou, Jinjia Zhou, Jiayi Zhu, Satoshi Goto.
    A 48 Cycles/MB H.264/AVC Deblocking Filter Architecture for Ultra High Definition Applications.
    IEICE Transactions 2009, Volume 92 (0) 2009
    Conference paper
    Dajiang Zhou, Jinjia Zhou, Satoshi Goto.
    Prioritized Reference Decision for Efficient Motion Vector Coding.
    International Symposium on Circuits and Systems (ISCAS 2009), 24-17 May 2009, Taipei, Taiwan 2009 (0) 2009
    Conference paper
    Xianmin Chen, Peilin Liu, Jiayi Zhu, Dajiang Zhou, Satoshi Goto.
    Block-pipelining Cache for Motion Compensation in High Definition H.264/AVC Video Decoder.
    International Symposium on Circuits and Systems (ISCAS 2009), 24-17 May 2009, Taipei, Taiwan 2009 (0) 2009
    Conference paper
    Jiayi Zhu, Peilin Liu, Dajiang Zhou.
    An SDRAM controller optimized for high definition video coding application.
    International Symposium on Circuits and Systems (ISCAS 2008), 18-21 May 2008, Sheraton Seattle Hotel, Seattle, Washington, USA 2008 (0) 2008
    Conference paper
    Dajiang Zhou, Peilin Liu.
    A Hardware-Efficient Dual-Standard VLSI Architecture for MC Interpolation in AVS and H.264.
    International Symposium on Circuits and Systems (ISCAS 2007), 27-20 May 2007, New Orleans, Louisiana, USA 2007 (0) 2007
    Show item 1 to 98 of 98  

    Your query returned 98 matches in the database.