Publications
Search

Publications :: Search

Show author

On this page you see the details of the selected author.

    Author information
    First name: Shigeru
    Last name: Yamashita
    DBLP: 84/878
    Rating: (not rated yet)
    Bookmark:

    Below you find the publications which have been written by this author.

    Show item 1 to 10 of 82  
    Select a publication
    Show Title Venue Rating Date
    Journal article
    Nurul Ain Binti Adnan, Shigeru Yamashita, Alan Mishchenko.
    Reduction of Quantum Cost by Making Temporary Changes to the Function.
    IEICE Transactions 2017, Volume 100 (0) 2017
    Journal article
    Ritsuko Muguruma, Shigeru Yamashita.
    Stochastic Number Generation with the Minimum Inputs.
    IEICE Transactions 2017, Volume 100 (0) 2017
    Journal article
    Takahiro Yamamoto, Ittetsu Taniguchi, Hiroyuki Tomiyama, Shigeru Yamashita, Yuko Hara-Azumi.
    A Systematic Methodology for Design and Worst-Case Error Analysis of Approximate Array Multipliers.
    IEICE Transactions 2017, Volume 100 (0) 2017
    Conference paper
    Trung Anh Dinh, Shigeru Yamashita, Tsung-Yi Ho.
    A Full-Flexibility-Guaranteed Pin-Count Reduction Design for General-Purpose Digital Microfluidic Biochips.
    IEICE Transactions 2016, Volume 99 (0) 2016
    Conference paper
    Ritsuko Muguruma, Shigeru Yamashita.
    Stochastic Number Generation with Few Inputs.
    29th International Conference on VLSI Design and 15th International Conference on Embedded Systems, VLSID 2016, Kolkata, India, January 4-8, 2016 2016 (0) 2016
    Conference paper
    Abhimanyu Yadav, Trung Anh Dinh, Daiki Kitagawa, Shigeru Yamashita.
    ILP-based Synthesis for Sample Preparation Applications on Digital Microfluidic Biochips.
    29th International Conference on VLSI Design and 15th International Conference on Embedded Systems, VLSID 2016, Kolkata, India, January 4-8, 2016 2016 (0) 2016
    Conference paper
    Tsung-Yi Ho, Shigeru Yamashita, Ansuman Banerjee, Sudip Roy 0001.
    Design of Microfluidic Biochips: Connecting Algorithms and Foundations of Chip Design to Biochemistry and the Life Sciences.
    29th International Conference on VLSI Design and 15th International Conference on Embedded Systems, VLSID 2016, Kolkata, India, January 4-8, 2016 2016 (0) 2016
    Conference paper
    Jason Helge Anderson, Yuko Hara-Azumi, Shigeru Yamashita.
    Effect of LFSR seeding, scrambling and feedback polynomial on stochastic computing accuracy.
    2016 Design, Automation Test in Europe Conference Exhibition, DATE 2016, Dresden, Germany, March 14-18, 2016 2016 (0) 2016
    Conference paper
    Nurul Ain Binti Adnan, Kouhei Kushida, Shigeru Yamashita.
    A pre-optimization technique to generate initial reversible circuits with low quantum cost.
    IEEE International Symposium on Circuits and Systems, ISCAS 2016, Montréal, QC, Canada, May 22-25, 2016 2016 (0) 2016
    Conference paper
    Takahiro Yamamoto, Ittetsu Taniguchi, Hiroyuki Tomiyama, Shigeru Yamashita, Yuko Hara-Azumi.
    A systematic methodology for design and analysis of approximate array multipliers.
    2016 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2016, Jeju, South Korea, October 25-28, 2016 2016 (0) 2016
    Show item 1 to 82 of 82  

    Your query returned 82 matches in the database.