Publications
Search

Publications :: Search

A high parallel macro block level layered LDPC decoding architecture based on dedicated matrix reordering.

Rate this publication

If you log in you may submit a rating for this publication on this page.